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Abstract: This paper proposes a design of a low-power operational amplifier (op-amp) for pipeline analog-to-digital
converter (ADC) applications using a 0.13- µ m CMOS process. The folded-cascode topology with NMOS input types is
employed for the op-amp design due to a larger output gain compared to PMOS input types. Furthermore, the op-amp
is designed with a double detection structure of a common-mode feedback circuit to provide stable feedback voltage.
The simulation results show that the proposed op-amp achieved a gain of 64.5 dB and a unity gain bandwidth of 695.1
MHz with a low power consumption of 0.14 mW. In addition, by applying ± 1.2 V of input voltage, the output voltage
generated by the proposed op-amp design remains at 1.2 V with a constant feedback voltage of 1.3 V. Moreover, the
proposed circuit was implemented and simulated successfully in a 1.5-bit per stage pipeline ADC.
Key words: Analog-to-digital converter, fully diﬀerential op-amp, low power, low voltage, pipeline

1. Introduction
A pipeline is an important part of an analog-to-digital converter (ADC), and it plays an essential role in
applications that require interface between analogs and digital domains. The pipeline architecture covers
numerous signals that process applications used in communication, instrumentation, and imaging systems
because the architecture is classified as high-speed and high-accuracy [1]. This architecture is designed for
power-eﬃcient high-speed conversion of wide bandwidth input signals in the range of 10 to 100 mega samples
per second with medium to high resolution bits of around 8- to 14-bits resolution [2]. As discussed in [3], a
pipeline ADC is an open-loop architecture with a small inherent latency of between 4 and 6 clock cycles and
has a direct relationship with the input signal and the output code. Figure 1 illustrates the architecture of
a pipeline ADC, which consists of individual stages such as a low-resolution ADC, digital-to-analog converter
(DAC), sample and hold circuit, and amplifier circuit that successively alters the analog signal into the digital
signal by converting the data in a pipe-lined manner [1].
An operational amplifier (op-amp) is a core element and the most important integral part of the pipeline
architecture. The op-amp has high input and low output impedance that are both used with a single-loop and
negative feedback in order to achieve precision signal processing. Generally, the op-amp is divided into several
types of topologies such as a telescopic op-amp, folded-cascode op-amp, 2-stage op-amp, and a gain-boosted opamp, as shown in Figure 2 [4]. In brief, a telescopic op-amp is a simple topology compared to other topologies.
Traditionally, the telescopic topology, shown in Figure 2a, is constructed from only one type of transistor in
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Figure 1. Pipeline ADC architecture [1].

the signal path, which is an NMOS type. This topology provides faster performance with high gain and, in
addition, shows lower power consumption and lower noise. However, it requires a higher supply voltage in order
to control and to ensure that the input and output of the common mode remain at the same level (an equal
value of input and output). Meanwhile, for the folded-cascode topology, shown in Figure 2b, the structure is
naturally modified from the telescopic op-amp. Based on the rule of this topology, the folded cascode can be
constructed by 2 types of transistor in the signal path, either an NMOS or a PMOS type. This signal path
will produce a diﬀerent op-amp circuit performance. The folded-cascode op-amp commonly produces a higher
gain, yet it shows higher power consumption and also higher noise output compared to the telescopic op-amp.
However, the folded-cascode op-amp easily controls the input and output of common mode, and it can operate
at a low-power voltage supply. Figure 2c shows the topology of a 2-stage op-amp that yields more gain and
swing. Essentially, the first stage contains a diﬀerential input, which converts the input voltage to current and
provides a high gain. The second stage is configured with a simple common-source stage, which converts the
current to the voltage output and provides high swing. As for the gain-boosted op-amp, shown in Figure 2d,
it is typically utilized to maximize the output impedances as well as to attain high gain [4]. This topology is
usually employed in order to reduce problems with stacking among the transistors. However, it has high power
consumption and noise and also requires a high voltage supply in order to conduct the op-amp circuit.
2. Circuit implementation
2.1. Design specifications
Based on the requirement of a high-speed and high-accuracy pipeline ADC, the op-amp becomes a primary and
delicate design. The specifications of the op-amp for 10- to 12-bit ADC applications are designated in Table 1.
2.2. The proposed circuit design
Based on the design specifications listed in Table 1, a suitable op-amp topology is taken into consideration in
order to meet all requirements of the design specifications. As mentioned in [4], a comparable performance of
op-amp topologies that represents the folded-cascode topology produces high gain and high speed even though
the topology can be operated at a low-voltage supply. Besides this, the topology has also been used to obtain
high DC and fast settling with high unity and high gain apart from low power consumption [5–7]. In addition,
a common-mode feedback circuit is vital in this op-amp design to stabilize the output that is generated by the
op-amp circuit as well as to ensure proper operation of a fully diﬀerential op-amp, as discussed in [8–10].
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Figure 2. Op-amp topologies [4]: a) telescopic, b) folded cascode with PMOS input, c) two-stage, and d) gain-boosted.
Table 1. Op-amp design specification for pipeline ADC.

Parameter
Voltage supply
Vin
Vout
DC gain
Phase margin
Unity gain bandwidth

Value
±1.8 V
±1.2 V
1.2 V
> 70 dB
> 50◦
> 130 MHz

2.2.1. Folded-cascode op-amp
The folded-cascode topology with NMOS input types is a better alternative as a main op-amp design due to
the limitation of op-amp specifications because the input types used produce a larger output gain than PMOS
input types. Figures 3a and 3b illustrate the folded-cascode op-amp with NMOS topology. The details of this
op-amp design are discussed in the following section.
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Figure 3. Folded cascode with NMOS input structure: a) complete circuit, b) half circuit.

Referring to Figure 3b, the proposed folded cascode is constructed by considering the half circuit. The
essential property of a small-signal analysis, the gain (A v ), is obtained as:
Av = Gm × Rout ,

(1)

where G m ≈ g m1 and g m1 is a transconductance of the input transistor of M1.
By using Eq. (2), g m is equal to 816.81 × 10 −6 S with 1 pF of capacitive load represented as C L . R out
is shown in Eq. (3):
GBW =

gm
,
CL

(2)

where GBW is a gain bandwidth product of the op-amp.
Rout = [g m5 .ro5 .(ro1 ||ro3 )]||[g m7 .ro7 .ro9 ]

(3)

When g m is obtained, the current I D across the op-amp can be calculated as:
ID =

gm × (VGS −V th )
,
2

(4)

where V GS is gate-source voltage and V th is threshold voltage.
Therefore, the sizing of transistors can be calculated by using Eq. (5) for the NMOS transistor and Eq.
(6) for the PMOS transistor:
W
(gm )2
=
,
L 2 × ID × µn cox

(5)

W
(gm )2
=
,
L 2 × ID × µp cox

(6)

where µn is the n-type channel mobility, µp is the p-type channel mobility, and C ox is the capacitance per
gate unit area.
1911

ZAINOL MURAD et al./Turk J Elec Eng & Comp Sci

Table 2 summarizes the transistor ratio result obtained with the ‘first-cut’ method. It should be noted
that the minimum length of the thickness oxide transistor is 0.13 µ m, and to minimize the channel length
modulation, the length of the transistor is set to 3 times the minimum channel length.
Table 2. Calculated transistor ratio of folded cascode.

Transistor
M1–M2
M3–M4
M5–M6
M7–M8
M9–M10
M11

Aspect ratio
44
13
27
12
12
6

Width/W (µm)
1.599
1.755
14.04
1.599
31.98
7.995

Length/L (µm)
0.39
0.39
0.39
0.39
0.39
0.39

IDsat (µA)
20
40
20
20
20
40

2.2.2. Biasing circuit
A biasing circuit is an important block because of its function in biasing proper voltage in the op-amp structure.
As can be seen in Figure 3a, the voltage biases in the folded-cascode architecture are V bias1 , V bias2 , and V bias3 ,
which are generated from the biasing circuit designed from the wide-swing current mirror, as shown in Figure
4. A current of 20 µ A flows across the transistor of V bias1 , V bias2 , and V bias3 as a reference current (I ref ).
Therefore, the development of this circuit is eﬀectuated by twining the W/L ratio with respect to I ref , and each
node voltage is checked at the cascode stage. It should be noted that the resistor (R) is needed as it functions
to bias the current, and it commonly serves as a passive component in biasing circuits. Table 3 presents the
W/L ratio of each transistor with the related voltage bias (Vbias).

Figure 4. Biasing circuit.

2.2.3. Common-mode feedback circuit
Figure 5a shows a conventional diﬀerential diﬀerence amplifier (DDA) structure. The transistors of M1 (a)
and M1 (b) are modified to be a double detection of V f eedback voltage node [11]. A common-mode feedback
1912
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Table 3. Biasing circuit performances.

Voltage bias

Transistor

Vbias1
Vbias2
Vbias3

M1–M2
M5
M8-M9

W/L ratio
Width
Length
9.35 µm 300 nm
705 nm
300 nm
150 nm
300 nm

Voltage (V)

Iref (µA)

1.00007
0.90019
0.50012

20.0003
20.0021
20.0021

circuit with a modification of a conventional DDA structure, illustrated in Figure 5b, was utilized in this op-amp
design. Therefore, the double detection structure provides stable feedback voltage of 1.3 V with 1.2 V input
voltage. Moreover, the CMFB structure can also stabilize the 1.2 V output voltage, which is generated by this
op-amp circuit. The sizing of each transistor of the CMFB circuit is shown in Table 4.

Figure 5. a) Conventional DDA structure [10], b) the proposed CMFB circuit.

Table 4. Transistor sizing in the CMFB circuit.

Transistor
M1
M2–M3
M4
M5

Width (W)
1.0 µm
785 nm
800 nm
2.5 µm

Length (L)
150 nm
150 nm
130 nm
130 nm

IDsat
1.00021 µA
1.00096 µA
1.00108 µA
1.0077 µA

The completed circuit consisting of biasing and common-mode feedback of the proposed fully diﬀerential
folded-cascode op-amp is shown in Figure 6. This circuit will later be run through a 1.5-bit per stage pipeline
ADC for performance verification.
2.2.4. Integration of folded-cascode op-amp with the CMFB circuit in 1.5-bit per stage ADC
Figure 7 shows the integration of a 1.5-bit per stage pipeline ADC with 3 main circuit blocks. These are the
comparator (block A), logic switch (block B), and a residue amplifier (block C). The proposed circuit of the
1913
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Figure 6. The proposed design of the fully diﬀerential folded-cascode op-amp.

folded cascode and CMFB is implemented in the residue amplifier as represented by block C in order to analyze
circuit performances. The complete circuit of the residue amplifier is depicted in Figure 8.

Figure 7. Design implementation of 1.5-bit per stage pipeline ADC.

2.3. Results and discussion
The performance of the proposed circuit design was simulated using a Cadence Virtuoso Spectre Simulator. The
process technology is a CMOS 0.13- µ m process, and it was powered at 1.8 V voltage supply. The performance of
the folded-cascode op-amp is demonstrated based on AC and transient response. From the AC analysis, shown
in Figure 9a, the DC gain of the folded cascode of 64.5 dB is obtained with 695.1 MHz unity gain bandwidth
(UGB) along 52.5 kHz of cut-oﬀ frequency. Meanwhile, the phase margin, as plotted in Figure 9b, is achieved
at 68.4 ◦ with a 1-pF load capacitor.
Since the parameters of DC gain, UGB, and phase margin become critical in this design, corner analysis
was simulated as shown in Figure 10 for 3 potential corners: typical–typical (TT), fast–fast, (FF) and slow–slow
(SS). As seen in Figure 10a, DC gain indicates a 4% (SS) and 7% (FF) change from the TT value while the
UGB shows diﬀerent changes between the FF and SS corners from the TT value, which is at 42.7% (SS) and
0.7% (FF), respectively. Therefore, the SS corner of the UGB can be considered as a worst-case scenario for this
design. Meanwhile, for the phase margin, depicted in Figure 10b, the value of the FF and SS corners slightly
changes from the TT value, which is at 4% (SS) and 1.6% (FF), respectively.
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Figure 8. Residue amplifier circuit block.

Figure 9. AC analysis: a) DC gain, b) phase margin.

As depicted in Figure 11, the simulated transient analysis result shows that a slew rate of 22.6 V/µ s
with a settling time of 72.4 ns is obtained.
Figure 12 shows the result of the common mode rejection ratio (CMRR). The CMRR is an important
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Figure 10. Corner analysis results for the proposed folded cascode op-amp design: a) DC gain and unity gain bandwidth,
b) phase margin.

parameter to determine the tendency of the op-amp to reject or cancel out the input-common signals to both
inputs. As can be seen, the simulation result indicated that a CMRR of 41.48 dB was achieved.
The main characteristics of the proposed folded-cascode op-amp design are summarized in Table 5.
According to the results, the obtained DC gain is a medium gain, which is close to 70 dB. However, the DC
gain has little eﬀect on the desired op-amp design because the UGB and the phase margin are still in the range
of op-amp design specifications.
Figure 13a outlines the test setup for the CMFB circuit in order to analyze the circuit’s performance. The
performance of the circuit is illustrated in Figure 13b. According the simulation results, by applying a ± 1.2 V
input voltage at In1 and In2, the output voltage that is generated by the proposed op-amp design attains 1.2
V with a constant value of 1.3 V of feedback voltage.
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Figure 11. Transient analysis result.

Figure 12. Common mode rejection ratio result.
Table 5. Folded-cascode op-amp performance.

Parameter
DC gain
Unity gain bandwidth
Cut-oﬀ frequency
Phase margin
CMRR
ICMRR
PSRR
Slew rate
Settling time
Output voltage swing
Power consumption

Value
64.5 dB
695.1 MHz
52.5 kHz
68.4◦
41.48 dB
0.5 V
73.15 dB
22.6 V/µs
72.4 ns
0.4–1.65 V
0.14 mW
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Figure 13. a) Test setup of the CMFB circuit, b) CMFB circuit performance result.

The implementation results of the folded-cascode op-amp with the CMFB circuit are demonstrated by
comparing the simulation results with the process information in Table 6.
Table 6. Process information.

No.
1.
2.
3.

Vin
Vin > Vref/4
−Vref/4 < Vin < Vref/4
Vin < −Vref/4

B1
1
0
0

B0
0
1
0

DAC output
+Vref
0
−Vref

Residue output
2Vin – Vref
2Vin
2Vin + Vref

The comparison process is performed by feeding the comparator with the diﬀerentiated voltage (v dif f )
of (v dif f = v in+ − vin− ), where the value of V in is between the range of − 1.8 V to 1.8 V. The v dif f is later
compared to − V ref /4 in order to perform the 2-bit signal of COM1 and COM0 (Figure 7). However, the value
of V ref should be noted as 1.2 V. The simulation results are presented in Figure 14 and are then compared in
the same figure to the ideal case. From the transfer function, the switch value between the positive and negative
value is generated at an input diﬀerence of +0.3 V and − 0.3 V. The data of output voltage are only sampled at
increment or decrement values of ± 0.1 V at both inputs of Vin+ and Vin–. However, in order to perform the
value transition at ± 0.3 V, the value sampling should be small enough to be close to ±0.3 V (e.g., ± 0.32 V
and ±0.28 V). Therefore, this integration is applied in order to ensure that the folded cascode and the CMFB
circuit can provide a comprehensive design for high speed and high gain of the pipeline ADC.
Table 7 summarizes the performance comparison of the op-amp circuit with previously published work
on pipeline ADC applications. According to [12], an op-amp circuit with a folded-regulated cascode topology
obtains 90.39 dB of DC gain along 700.7 MHz UGB and was utilized in a 10-bit pipeline ADC. However, higher
gain is not required for a 10-bit pipeline ADC; thus, the op-amp circuit shows higher power consumption at
3.24 mW. In [15], an op-amp circuit was utilized in a 14-bit ADC application with folded-cascode topology.
The op-amp circuit achieved 92.0 dB of DC gain with 1600.0 MHz of UGB, but the op-amp circuit shows
1918
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Figure 14. Transfer function of residue output.

higher power consumption compared to [12], which noted 7.8 mW with a voltage supply of 1.8 V. The gain
bandwidth results mentioned in [12–16] are higher than those of the proposed work due to the higher gain and
because the researcher’s design targeted higher resolution (bits). As observed in this work, the proposed op-amp
circuit demonstrates the lowest power consumption compared to previous works with comparable parameters.
In addition, the proposed op-amp circuit was implemented in a 10-bit pipeline ADC.
Table 7. Comparison performance of the proposed folded-cascode op-amp with previously published work.

References
Technology (µm)
Voltage supply (V)
DC gain (dB)
Unity gain bandwidth (MHz)
Phase margin (◦ )
Slew rate (V/µs)
Settling time (ns)
Power consumption (MW)
Load capacitance (pF)
Resolution (bits)

[12]
0.18
1.8
90.39
700.7
63.85
N/A
N/A
3.24
0.5
10

[13]
0.13
3.0
94.9
414
82.3
N/A
6.17
11.0
2.0
12

[14]
0.13
1.8
91.5
714.5
62.0
N/A
40.0
9.0
7.5
14

[15]
0.18
1.8
92.0
1600.0
76.0
N/A
7.0
7.8
0.15
14

[16]
0.18
1.8
103.94
344.5
61.06
2883.5
N/A
1.0
1.0
3

This work
0.13
1.8
64.5
695.1
68.4
22.6
72.4
0.14
1.0
10

3. Conclusion
This work describes the design of an op-amp circuit using a folded-cascode topology with NMOS input types for
pipeline ADC applications. The proposed op-amp with a designed common-mode feedback is implemented in
0.13- µ m CMOS technology. The simulated results show that the op-amp achieves 64.5 dB of gain, 695.1 MHz
of UGB, and a phase margin of 68.4 ◦ at the 1-pF load capacitor. In addition, the op-amp also provides a 22.6
µ s/V slew rate with a settling time of 72.4 ns and also shows less power consumption at 0.14 mW at a voltage
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supply of 1.8 V. A common-mode feedback circuit with a double-detection structure is able to fix the output
voltage generated by the op-amp at 1.2 V for a constant feedback voltage of 1.3 V. Therefore, the proposed
folded-cascode op-amp with CMFB can be used in pipeline ADC applications.
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